Timing-Error Optimized Architecture for Current-Steering DACs
Ramin Babaee; Shahab Oveis Gharan; Martin Bouchard · 2025 · arXiv
WASTE classifies this as Failed Experiment Report · AI classification, approximate
An experimental approach did not work as intended — learn what to avoid before investing the same effort.
Abstract (excerpt)
We propose a novel digital-to-analog converter (DAC) weighting architecture that statistically minimizes the distortion caused by random timing mismatches among current sources. To decode the DAC input codewords into corresponding DAC switches, we present three algorithms with varying computational complexities. We perform high-level Matlab simulations to illustrate the dynamic performance improvement over the segmented structure.
Excerpt shown for reference under fair use — read the full paper at the publisher.
About to run something similar?
Run an AI Precheck on your own design to catch failure modes like this one before you spend the time. Your first desk check is free.
Related failures
Aggregation Kinetics of Graphene Oxides in Aqueous Solutions: Experiments, Mechanisms, and Modeling
Negative / Null Result ReportThe reaction between metakaolin and limestone and its effect in porosity refinement and mechanical properties
Negative / Null Result ReportTuning Alginate Bioink Stiffness and Composition for Controlled Growth Factor Delivery and to Spatially Direct MSC Fate within Bioprinted Tissues
Negative / Null Result ReportEx-situ characterisation of gas diffusion layers for proton exchange membrane fuel cells
Negative / Null Result ReportCobb Angle Measurement of Spine from X-Ray Images Using Convolutional Neural Network
Negative / Null Result ReportDeterminants of residential water consumption: Evidence and analysis from a 10‐country household survey
WASTE indexes this work — it does not host or republish it. Failure-type classification is automated and approximate.
Metadata source: arXiv